

YAMAHA

DIGITAL PROGRAMMABLE
ALGORITHM SYNTHESIZER

DX7

TECHNICAL ANALYSIS

006639

SINCE 1887



YAMAHA

NIPPON GAKKI CO., LTD. HAMAMATSU, JAPAN

1.0K-426 © Printed in Japan '84.10

CONTENTS

I THE DX7 SYSTEM	2
(1) Input/Read Section	2
1) Sub CPU (6805S)	2
2) Scan Cycle Time	2
3) Transmitting Data to the Main CPU	3
(2) FM Tone Generation	4
1) The Relationship Between the EGS and the OPS	4
2) The Role of the Main CPU for FM Tone Generation	4
(3) Outline of the Operation of the DX7 System	7
1) Classification of Data transmitted from Main CPU to EGS, and OPS (Understanding the roles of the Main CPU Better)	7
2) DX7 System Operation	7
II THE CIRCUITS OF THE DX7	10
(1) Input Sections	10
1) Sub CPU Terminals and Functions	10
2) Codes for the different types of data used by the sub CPU	12
3) A/D Converter Operation	13
4) Keyboard Operation	15
5) Panel Switch Operation	17
6) Timing Chart for Overall Operation of A/D, Keyboard, and Panel Switches	18
7) Transmission of Data from the Sub to the Main CPU	23
III THE FM TONE GENERATOR	25
1) The Microcomputer	25
2) LCD Interface (including Sustain and Portamento)	37
3) Cartridge Interface Operation	40
4) 7 Segment LED Driving Circuit	46
5) FM Tone Generator	47
6) D/A Converter	55
7) Memory Map	57
REFERENCE EGS Address Map	58
COLLECTION OF WAVEFORMS	64

DX7 Block Diagram

FM TONE GENERATION Section




Fig 1.

I THE DX7 SYSTEM


REMARKS

The remarks and comments listed on the left hand side of the text may be helpful in explaining a term or concept relating to the text.

What is a stack?


The CPU must stop running a routine when it is interrupted or when there is a call to run a subroutine. When it finishes with the interrupt or sub routine it then needs to return to the main routine, but how does it remember where it stopped? The CPU must write its position at times like these into a RAM. Each time it is interrupted or called it "stacks" this position in the RAM so that it can return to it.

The area of the RAM that is used for this operation is called the "stack." The CPU also has "stack pointer" that is used to direct it to the position laid on the stack.



How about the work area?

The registers of the CPU itself are called "internal registers," and those outside the CPU are called "external registers." The work area is in the RAM, and is allotted to make up for the lack of internal registers. The work area is used to store the results of computations temporarily as well as "flags" which are used to show the status of the external memory.



The circuits of the DX7 are shown in their basic form in figure (1); the hardware consists of two basic groups which are not synchronized to each other.

* Input/Read Section

- * **FM Tone Generation Section** (including MIDI, voice cartridge, liquid crystal display, 7 segment LED)

(1) Input/Read Section

1) Sub CPU (6805S)

This CPU is a microcomputer unit that has:

- * **a 64 byte RAM** (for stack and work area)
- * **a 1100 byte ROM** (mask ROM, prepared by IC maker)
- * **I/O ports**
- * **a timer**

These features are integrated internally, there is no external ROM nor RAM.

The 1100 byte ROM contains a program so that the CPU can function as a key scanner. The sub CPU reads data periodically (scans) from the:

* Keyboard

- * **External Terminals (DATA ENTRY, Modulation Wheel, Pitch Bend Wheel, etc.)**
- * **Panel Switches**

2) Scan Cycle Time


The scan cycle time is the time between sub CPU readings from the sections shown above. The times shown below are on the condition that the keyboard and panel are not touched.

* Keyboard	: 500 μ sec
* External Terminals	: 4.5 msec
* Panel Switches	: 27 msec


REMARKS

Don't forget that terminal IRQ1 is not the only one that accepts interruptions, IRQ2 is used for internal signals and it is used for MIDI.

"Here's a long one!" "I got it I got it!"



"OK, get ready for the next one."



3) Transmitting Data to the Main CPU

All data from the sub CPU to the main CPU is transmitted through interrupt routines.

When an event occurs on the keyboard, panel switches, etc., the sub CPU receives that data and interrupts the main CPU through the IRQ1 terminal. Once the main CPU has accepted interruption, the data is transmitted from terminals A₀ ~ AA₇ of the sub CPU to terminals P₁₀ ~ P₁₇ of the main CPU. When the data transmission has been completed, the main CPU sends an ACCEPT signal to the sub CPU; if there is any more data to be sent from the sub CPU, the ACCEPT signal tells the sub CPU that the main CPU is ready for its transmission.

REMARKS



(2) FM Tone Generation

The FM tone Generator is the heart of the DX7; it is composed of the EGS and the OPS.

What is the EGS ?

"EGS" is short for "the Envelope Generator for the Synthesizer." It is an LSI that produces (generates) the digital data for the frequency information and the envelope waveform, depending upon various data and parameters from the main CPU. It produces this digital data according to the rate, level, key code, and other voicing data that it also receives from the main CPU. This data is synchronized with the signal (92Y96 sync pulse) for synchronization of the system and sent to EC₁ ~ EC₁₂ of the OPS in the case of volume envelope data, and F₁ ~ F₁₄ in the case of frequency data.

What is the OPS ?

"OPS" stands for "the Operator for the Synthesizer." It is an LSI that performs FM Arithmetic Operation, with the data transmitted from the EGS, and the result is the final tone signal in digital data. This digital data is transmitted to the D/A converter.

The OPS has the equivalent of 16 notes polyphonic, and can simulate as many as 6 oscillators per note depending on what algorithm is selected. The ALGORITHM decides how the wiring is to be done.

1) The Relationship Between the EGS and the OPS

The EGS is master (main) and the OPS is slave (sub). The OPS uses the ALGORITHM already set within it to arithmetically operate on the frequency modulation (FM) for the data in the FM arithmetic operation parameters: EC₁ ~ EC₁₂, F₁ ~ F₁₄.


2) The Role of the Main CPU for FM Tone Generation

The Main CPU: 63B03, is a microcomputing unit that includes:

- * a 128 byte RAM
- * 13 I/O ports
- * a 16 bit timer
- * SCI (Serial Communication Interface)

There is NO circuit anywhere in the unit for the generation of LFO.

REMARKS






In the DX7 function mode, the input of LFO related data is done by writing it in the work area in the RAM (IC21). Of course, the stack area is also in the RAM (IC21).

Usually, conventional keyboards use a CPU for the control of voicing data. But since the tone signal is converted into digital, the main CPU of the DX7 generates or modifies all the data needed for the tone signal to be frequency modulated by itself. Those data are then transmitted to the EGS and the OPS. The easiest to understand example of such operations is the CPU internal arithmetic operation to generate the LFO waveform.

NOTES





Digital wave data signals are converted into analog signals.

Elimination of sampling frequency component in analog signals.


Figure 2

REMARKS


An EVENT can be understood as things that happen on the keyboard.



DATA can be understood to be internal or cartridge voice data.



And TIME can be understood as modulation related data!



(3) Outline of the Operation of the DX7 System

1) Classification of Data Transmitted from Main CPU to EGS, and OPS

(Understanding the roles of the Main CPU Better)

In order to understand how the DX7 works, it is good to know what kind of data it uses. When we consider their nature and content, we can divide them up into 3 types of data:

- * EVENT
- * DATA
- * TIME

NOTE: These three special data names have been given for special purposes. Do not confuse them with terms used in a more general sense.

- * **EVENT :** This data changes while the instrument is being played, and is sent to the EGS. For example: key codes, Key ON/OFF, Initial Touch, Transposition, Pitch EG etc.
- * **DATA :** This data does not need to change while the instrument is played. It is fixed data. When the voice button is chosen, this data is sent to be registered in the internal registers of the EGS and OPS. For example: EG-RATE, EG-LEVEL, DETUNE, COARSE, FINE, ALGORITHM, FEED BACK LEVEL, etc.
- * **TIME :** This data must be transmitted to the EGS periodically while event data is being generated. For example: LFO, BREATH CONTROL, PITCH BEND wheel, etc.

2) DX7 System Operation


The DX7 system has 4 different modes:

- * PLAY
- * EDIT
- * FUNCTION
- * STORE

The EDIT, FUNCTION and STORE modes are basically for editing and adding data to the RAM work area (IC21), so here, we will discuss operation during the PLAY mode.

REMARKS

It's the job of the sub CPU to scan all the data from the input sections.



Look at figure 2 and you will see a series of numbers, follow these numbers as you read the following explanation:

1. The sub CPU constantly scans the input sections to detect events, and when there is an event, it interrupts the main CPU and transmits that new data. It is 2 bytes of data; and it is composed in the following manner:

Byte 1 : Data Identifier (describes type of data)

For example keyboard data identifies the note played on the keyboard.

Byte 2 : Data(actual data of the value or magnitude of a control, etc.) Initial touch data of keyboard is included.

2. The main CPU reacts to the data transmitted from the sub CPU in the following ways:

(1) A Panel Switch is pressed

When this happens, the DATA related to the switch's code number is taken from the internal RAM or voice cartridge and sent to the EGS and OPS via interrupt routines to the main CPU. Then, the OPS will have received data regarding:

- * **ALGORITHM No.**
- * **FEEDBACK LEVEL**

In order to let the user know about the change in data, the change of data from the internal RAM or voice cartridge is displayed with the LED and LCD displays.

(2) Keyboard ON

When the keyboard is on:

- Ⓐ * The key code data is taken from the sub CPU.
 - * Transpose
 - * Pitch EC

} Taken from internal or voice cartridge memory

Then, this data is processed by the main CPU, and transmitted to the EGS as a –

*** Frequency EVENT**

- Ⓑ * Initial Touch data is taken from the sub CPU.
 - * OP output level
 - * Level Scaling

} Taken from internal or voice cartridge memory

Then, this data is processed by the main CPU, and transmitted to the EGS as a –

*** Level EVENT**

C Key ON and key OFF channels are distinguished from each other and transmitted to the EGS as a –

*** Key ON/OFF EVENT**

(3) LFO and Modulation Data Operations

- Ⓐ * After Touch }
- * Breath Control } From sub CPU or RAM work area

* LFO —————— From internal or voice cartridge memory

The above data is processed in the main CPU, and transmitted to the EGS as –

*** Amplitude Modulation TIME**

- Ⓑ * Pitch Bend — From sub CPU and RAM work area

* LFO —————— From Internal or voice cartridge memory

The above data is processed in the main CPU, and transmitted to the EGS as –

*** Pitch Modulation TIME**

3. The EGS integrates the parameters, and the corresponding EVENT and TIME data, and changes it to –

*** EC: Volume Envelope Control Data**

*** F : Frequency Data**

and with the

*** KON : Key ON Data**

These are sent to the OPS, synchronized with the 92Y96 synchronization signal.

4. The OPS receives from the main CPU –

* ALGORITHM NO.

* FEEDBACK LEVEL

for each operator; and performs FM arithmetic operations based on the EC, F, and KON data synchronized with 92Y96 for each channel, and generates 16 channels of digital data at the most.

5. The data input to the D/A converter from the OPS is converted into analog waveforms, but at this point, a signal consisting of waveforms layered with the sampling frequency is what is generated.

6. It is only after passing through the LPF that the sampling frequency is filtered out, and the pure analog signal is gained.


II THE CIRCUITS OF THE DX7

(1) Input Sections


1) Sub CPU Terminals and Functions

See figures I-1 ~ I-6 (Pages 64, 65)

The function of the sub CPU is determined by the program that has been burnt into its internal ROM; below, there is a diagram which explains in more detail. This CPU unit's basic purpose is to scan the various I/O, and transmit the data gained to the main CPU with interrupt routines.



Keyboard and Panel Switch Circuit



REMARKS

Remember initial touch will not be sensed; the highest level will be assumed, and the voice will have less variation unless the sub CPU is the only unit that has the input of 250KHz.

Refer to page 14.

Panel Switch Codes

1	50H	22	65H
2	51H	23	66H
3	52H	24	67H
4	53H	25	68H
5	54H	26	69H
6	55H	27	6AH
7	56H	28	6BH
8	57H	29	6CH
9	58H	30	6DH
10	59H	31	6EH
11	5AH	32	6FH
12	5BH	STORE	70H
13	5CH	PROTECT INT	71H
14	5DH	CRT	72H
15	5EH	OPSEL	73H
16	5FH	EDIT	74H
17	60H	MEMORY INT	75H
18	61H	CRT	76H
19	62H	FUNCTION	77H
20	63H	OFF	78H
21	64H	OH	79H

2) Codes for the different types of data used by the sub CPU


The sub CPU transmits data composed of two bytes to the main CPU. The table below is a list and description of this data. Knowledge of the composition of the data itself is not required for the servicing of the unit, but it does help to know about it in order to understand the function of the sub CPU.

		Byte 1	Byte 2
		Identifier	Data
Panel Switch	ON	98H	Switch is ON
	OFF	99H	Switch is OFF
A/D		DATA ENTRY	90H
		PITCH BENDER	91H
		MODULATION WHEEL	92H
		FOOT CONTROLLER	93H
		BREATH CONTROLLER	94H
		AFTER TOUCH	95H
		BATTERY	96H
		Unused	97H
Keyboard Position		CL	9FH
		C#	A0H
		D	A1H
Information for 61 Keys			
			Initial Touch Data
			00H Key OFF
			01H Strongest
			7FH Weakest
		B	DAH
		C	DBH

REMARKS


3) A/D Converter Operation

The A/D converter IC converts the analog voltage input from terminals IN₀ ~ IN₇ into 8 bit digital data and outputs that data from the parallel circuit terminals 2-1 ~ 2-8.



See figures I-7 ~ I-11 (Pages 66, 67 & 68)

A/D Converter Scan Circuit



REMARKS

Remember, A/D conversion is not possible unless the A/D converter is the only unit that has the input of 250KHz. Also, if the EOC of the sub CPU has not returned from the A/D converter, A/D conversion will not be considered to have been completed, and therefore panel switches will not be scanned.

In such cases, the sound from the keyboard can be heard, but after touch is not effective, and panel switch data is not read. Such symptoms are possible when the A/D converter has broken down.

If the 250KHz clock itself breaks down, when the power is turned on the LCD will display the initial message:

* YAMAHA DX7 *
* SYNTHESIZER *

but will not operate after that. Because the status of the internal serial communication interface (SCI) cannot be read and the unit will be inoperative.

The following is an explanation of the flow of operation:

1. With the leading edge of the ALE (Address Latch Enable) of the selection codes for terminals A, B, and C, data is fetched and the terminal for conversion (IN₀ ~ IN₇) is determined, with the leading edge of the START signal the EOC is reset ("L"), then comes the trailing edge of the start signal and the conversion is started.

Conversion time changes according to the CLOCK input through the CLK terminal, but in this case it is 250KHz:

* Standard — 256 μ sec (100 μ sec at 640KHz)

* Maximum — 292 μ sec (114 μ sec at 640KHz)

The DX7 scans the keyboard during this conversion.

2. This IC outputs EOC (End of Conversion "H" voltage) once A/D conversion has been completed.

3. When the sub CPU senses the EOC, it transmits an OE (Output Enable) and informs terminals 2-1 ~ 2-8 of post conversion data output.


4. When the sub CPU receives the data, it performs an interrupt routine on the main CPU and transmits identifier data to the main CPU.

During Key OFF the above operation is performed for each voltage in 500 μ sec intervals, and one cycle is performed during an interval of 4.5 msec.

REMARKS

4) Keyboard Operation

The break (B1 ~ B5) and make (M1 ~ M5) are connected for each octave as shown in this figure:



See figures I-9 ~ I-29 (Pages 67 ~ 73)

As you can see, the notes in each octave are scanned simultaneously, including CL this makes a total of 13 notes per octave, and the interval at key OFF is 500 μ sec.

(A) The role of Each Contact


* Break Contact :

To sense the position (note) of each key that is disconnected. To receive "H" voltage from IC4 of the sub CPU during key OFF. To receive "L" voltage from IC4 of the sub CPU during key ON.

* Make Contact :

The time between the breaking of the break contact and the making of the make contact is counted with the timer of the sub CPU and this value becomes initial touch data. During key OFF it receives "L" voltage from IC5 of the sub CPU. During key ON it receives "H" voltage from IC5 of the sub CPU.


Keyboard Scan Circuit



REMARKS

The following shows the order of operation:

1. The sub CPU outputs the note selection code from $B_0 \sim B_2$, and the IC selection signal is transmitted from B_3 .



Remember, the followings are three different symptoms that IC1 ~ IC4 can cause:

- When a key is played the display of the LCD changes (because the LCD has been affected by the key code data).
- Some notes in the keyboard cannot be played.
- Panel switch data is not received.

See page 24 for the relationship between the sub and the main CPU.

See figures I-9 ~ I-29 (Pages 67 ~ 73)


2. B_4 is set at "L", IC4 is enabled and the sub CPU fetches the break data. If the key scanned was OFF, the next key is scanned.

3. If the key scanned was ON, B_5 is set at "L", IC3 is enabled, and the make data is detected; the time this takes is counted and it determines the initial touch value.

5) Panel Switch Operation

When panel switch data is fetched, the switch specification method is the same as for the fetching of the keyboard position information; however, since a maximum 16 switches are connected to one scan terminal (IC2, SA, SB, SC), S1 ~ Sg and S8 ~ S16 are fetched two times separately. The panel scan interval is 4.5 msec, and the interval for one cycle is 27 msec.


PANEL SW SCAN CIRCUIT




6) Timing Chart for Overall Operation of A/D, Keyboard, and Panel Switches

The following timing chart explains graphically all that has been discussed in this section up to this point. The main points to remember are:



- * **Terminals A(B₀), B(B₁), and C(B₂)** are for the binary keyboard, panel switch and A/D specification codes.
- * **B₃** "H" means IC2 enabled and "L" means IC1 enabled
- * **B₄, B₅** "L" means IC3, IC4 enabled; and keyboard and panel switch data is acquired. Both B₄ and B₅ acquire A/D data while they are set at "H".





A/D, KEYBOARD AND PANEL SWITCH TIMING CHART




ENLARGED PANEL SWITCH TIMING CHART





7) Transmission of Data from the Sub to the Main CPU



REMARKS

See figures I-4 ~ I-6 (Pages 64 & 65), V-3, 4 (Page 79)

The data from the sub to the main CPU is sent in the order numbered in the above figure (1 ~ 13).

1. When there is a change in the data scanned by the sub CPU, it checks its own terminal C₂ (BUSY) and if it is "H" it sets the data at terminals A₀ ~ A₇ and makes C₀ "L". If C₂ is already "L" then the data is stored in the internal RAM (up to 8 columns) before returning to the regular scan routines.
2. Once the C₀ terminal is set at "L", the Flip-Flop (F-F) preset Q terminal becomes "L" and the interrupt routine is performed on the main CPU (IRQ1). Byte 1 of terminal P₂₁ is irrelevant.
3. When the main CPU accepts the interrupt routine the data being processed and information that gives the status of the main CPU is evacuated IC21 RAM (in order to be able to continue with the program after the interrupt routine has been completed). Then, with the leading edge of the clock the data input to terminals P₁₀ ~ P₁₇ is fetched into the main CPU.
4. Once the main CPU has received the first byte of the data, it writes it in address 280CH or 280DH in order to inform the sub CPU. This data can be anything, it has no meaning. At this time, the Y₆ terminal of IC24 becomes "L".

E (Enable): If "H", address is defined, "H" falls to "L" after data has been defined.

5. Pin 1 of IC61 becomes "L", E is "H", pin 3 becomes "L", and the IC5 F-F is cleared.
6. Once cleared, terminal Q of the F-F becomes "L", and the main CPU informs the sub CPU that it has received the first byte of data.
7. After checking to see if sub CPU terminal C₁ has become "L", the second byte of data is output to A₀ ~ A₇.
8. The data output to A₀ ~ A₇ makes C₀ "L" and inverts the F-F, and Q becomes "L". When Q becomes "L" it may seem that an interrupt routine is being performed, since the data is composed of 2 bytes, it is not an interrupt routine, the object is to set terminal P₂₁ at "L". Here is the difference between the first and second byte.
9. The main CPU senses to find out if P₂₁ has become "L" or not and determines whether the sub CPU has transmitted the second byte or not and receives the second byte from terminals P₁₀ ~ P₁₇.
10. ~ 12. The exact same operation is performed as was for the first byte. C₁ of the sub CPU becomes "L" informing that the main CPU has received the second byte of data, and the sub CPU returns to the regular scanning routines.

* **Regarding the relationship between the sub and main CPU**

Since the main and sub CPU handshake in order to transmit and receive data, the main CPU merely operates along with the data codes sent from the sub CPU. So it is not strange that the LCD display should change when the keyboard is played, it shows that the main CPU is working normally. If data should change while in the circuits of the main CPU it will not operate properly from the start. Also, it is very unlikely that something is wrong with the sub CPU if it is sending the proper data (sending data properly); rather it is very possible that the decoder or buffer is faulty.

III THE FM TONE GENERATOR

1) The Microcomputer

Before understanding how the circuitry around the main CPU operates, it is necessary to understand the functions of the main CPU's terminals.

GND	1	Vss	E	→ 40	
EXTAL terminals are used when a CLOCK is supplied from outside.	2	XTAL	AS	→ 39	
	3	EXTAL	R/W	→ 38	
Interrupt input, unused	4	NMI	A ₀ /D ₀	↔ 37	
Input for data that the sub CPU wants to interrupt main CPU for	5	IRQ1	A ₁ /D ₁	↔ 36	
Rest terminal for internal initialization	6	RES	A ₂ /D ₂	↔ 35	
Terminal for low power consumption mode, unused	7	STBY	A ₃ /D ₃	↔ 34	
Terminal to inform status of main CPU, busy at "L"	8	P ₂₀	A ₄ /D ₄	↔ 33	
Input for acknowledging if sub CPU is sending data to main CPU ("L")	9	P ₂₁	A ₅ /D ₅	↔ 32	
Clock terminal to specify speed of transmission of MIDI data	10	P ₂₂	MAIN CPU	A ₆ /D ₆	↔ 31
MIDI input	11	P ₂₃	63 B 03	A ₇ /D ₇	↔ 30
MIDI output	12	P ₂₄		A ₈	→ 29
Inputs for data from sub CPU	13	P ₁₀		A ₉	→ 28
	14	P ₁₁		A ₁₀	→ 27
	15	P ₁₂		A ₁₁	→ 26
	16	P ₁₃		A ₁₂	→ 25
	17	P ₁₄		A ₁₃	→ 24
	18	P ₁₅		A ₁₄	→ 23
	19	P ₁₆		A ₁₅	→ 22
	20	P ₁₇	Vcc	← 21	Power +5V

Output terminal to inform of address and data definition; 1/4 the frequency of the CLOCK is output. H means address, H → L means data definition.

Output terminal to inform of transmission of lower 8 bits of address; definition when H → L. Read/write output control terminal, "H" = read (receive), "L" = write (transmit).

Shared output for data bus and lower 8bits of address. After output of address, data is input/output.

Output for upper 8 bits of address

REMARKS


See figures III-1 ~ III-7 (Pages 75 & 76)

- Unless 250KHz is input into the CPU, operation will stop after the output of the initial message.
- If IC7, the CPU mode setting IC, has broken down, there will be no initial message nor operation.

- If the MIDI data at terminal P23 is always "L", then the operation of the CPU will be stopped.

Enable (E)

In such cases the CPU itself does not really stop operation, the DX7 simply stops functioning correctly.



The timing of the above diagram is explained in detail as follows:

* **AS [Same as ALE (Address Latch Enable)]**

During both read and write operations the lower 8 bits of the address must be latched at the trailing edge of the pulse. This is because it is possible that the lower 8 bit address may not be valid at the leading edge or while AS is high.

* **E (Enable)**

This CLOCK is 1/4 of the CLOCK that is input at the EXTAL terminal, and it determines the timing for operations outside the circuit. R/W is also defined before the leading edge of E. During writing operations data is valid at the trailing edge of E.

REMARKS

If the master clock is not input, the CPU will not operate at all.

During reading operations the data must be valid before the trailing edge of E.

* R/W (Read/Write)


Read operations (commands, data, etc.; operations which fetch into the CPU) output high voltage.

Write operations (post arithmetic operation data, etc.; operations which output from the CPU) output low voltage.


These control signals are valid before the leading edge of E.

(1) Master Clock 1

This circuit creates the clock for the OPS, EGS, and main CPU and the DX7 uses this clock to validate timing for operations. The circuit for the clock is shown in the figure.




Master Clock Oscillator



Two Phase Clock Driver

Master oscillation is 9.4265MHz, but D flip flop becomes T flip flop, and thus in 1/2 division, the resulting system clock is thus: 4.71325 MHz ($T=1/f \approx 212.17$ nsec). The system clock for EGS and OPS is varied by its duty ratio.

As shown in the figure, the IC49 threshold level and integration by the C and R waveforms are used for duty ratio variation.





REMARKS

See figures II-1 ~ II-4

Master Clock 2

The diagram below is the circuit for units with serial numbers from #1001 to 2478, and 2661 to 2842. The timing chart leads up to a 2 phase clock, follow the logic to see.



REMARKS

See figures IV-3, IV-4 (Page 77)

(2) ROM Read Operations


The ROM chip used for DX7 has memory capacity of 64Kbit (8Kbyte). The space in the CPU for addresses is a maximum of 64Kbytes; however, it is necessary to know where the address has been stored within that space. The address decoder performs address assignment of ROMs, and the assignment is performed by the TTL gate.

This circuit will now be explained.

Since the ROM is 8Kbytes, and if there are 13 address lines ($A_0 \sim A_{12}$), the entire memory area of the ROM can be assigned.

$$\begin{aligned} &\text{Address line used in ROM} \\ &2^{13} = 8192\text{byte} \\ &8192 \div 1024 = 8\text{Kbyte} \end{aligned}$$

Therefore, if an address code is performed with the remaining three lines (A_{13}, A_{14}, A_{15}) assignment can be performed randomly in 8Kbyte blocks within the 64Kbyte memory space.



And operation has been performed on address lines A_{14} and A_{15} , so a high logic level is output only when both of them are high together. This means the following:



In other words, all terminals other than A_{14} and A_{15} can be either all 1 or all 0.

So:

When $A_{13} \sim A_0$ are all 0 — COOH

When $A_{13} \sim A_0$ are all 1 — FFFFH

REMARKS

A high logic level is produced on the Pin 6 of the address bus of the IC34 only when addresses from COOOH to FFFFH are output. Therefore, the output for the IC30 (AND gate) which comes afterward is low only in such cases. And the IC30 pin 1 is connected to A13 directly, while pin 12 is A13 inverted, so it becomes the following. IC30 pin 3 is low only when A13 is low, so:


A ₁₅	A ₁₄	A ₁₃	A ₁₂	A _{11~A₈}	A _{7~A₄}	A _{3~A₀}
1	1	0	0	O	O	O
1	1	0	1	F	F	F

Since this is COOOH ~ DFFFH (8Kbytes) this address space of ROM IC14 becomes assigned. Because ROM IC15 is selected when A₁₃ is High,

A ₁₅	A ₁₄	A ₁₃	A ₁₂	A _{11~A₈}	A _{7~A₄}	A _{3~A₀}
1	1	1	0	O	O	O
1	1	1	1	F	F	F

EOOOH ~ FFFFH (8Kbytes) address space becomes assigned. Address data from within these limits is selected and output to the address bus, and the ROM is selected, however, the ROM has only been made open to the selection operation, nothing has been output on the data bus. The OE (Output Enable) terminal is provided for output to the data bus, when this terminal is low the data of the area defined by the address is output.

In order to set terminal \overline{OE} at low, the E and $R\overline{W}$ signals from the CPU are inverted, and the result is transmitted as an \overline{RD} signal using the AND gate.



Since \overline{OE} is negative logic, E and $R\overline{W}$ are inverted, and only when both \overline{E} and \overline{R} are low at the input of the AND gate does the AND operation allow the output of the memory contents. In the CPU, when E falls from H to L (the same instant that terminal OE becomes high), the data on the data bus is fetched. At this time, between the

REMARKS

ROM, RAM, etc., and the data bus of the CPU the bi-directional bus buffer IC32 is inserted.

Terminal \bar{G} becomes low, and at that time, for the DIR (direction) terminal —

H = output from CPU


L = input to CPU

Next is the ROM circuit for units with serial numbers from #2661 ~. Units with serial numbers under #2661 use two 64Kbit EPROMs, but from serial number #2661 on a 128Kbit mask ROM is used. One IC suffices.

$$128\text{Kbytes} \div 8 = 16\text{Kbytes}$$

$$2^{14} = 16384\text{bytes}$$

$$16384 \div 1204 = 16\text{Kbytes}$$




REMARKS

See figures IV-1, IV-2, IV-5 (Pages 77, 78)

See figures IV-1, IV-2, IV-5 (Pages 77, 78)

3) RAM Read/Write Operations

For the RAM, three chips of 16Kbit (2Kbyte) CMOS IC are used. It is backed up with a battery so that even if the power is turned off the memorized data are preserved. To understand how the RAM address space is assigned, it is easiest to think of it as a ROM.



The IC23 is a 3 to 8 Demultiplexer, and is used as the address decoder. Only when $\overline{G_2A}$ and $\overline{G_2B}$ are low at the same time one of terminals $\overline{Y}_0 \sim \overline{Y}_7$ is selected according to the codes input at A, B, or C. The terminal selected becomes low.

$$\text{RAM IC19 : } \overline{Y}_2 = \text{LOW}$$

$$\text{RAM IC20 : } \overline{Y}_3 = \text{LOW}$$

$$\text{RAM IC21 : } \overline{Y}_4 = \text{LOW}$$

At this time the RAM are operational as shown in the following table:

A	B	C	$\overline{G_2A}$	$\overline{G_2B}$	G_1	Output
0	0	0	0	0	1	\overline{Y}_0
1	0	0	0	0	1	\overline{Y}_1
0	1	0	0	0	1	\overline{Y}_2
1	1	0	0	0	1	\overline{Y}_3
0	0	1	0	0	1	\overline{Y}_4
1	0	1	0	0	1	\overline{Y}_5
0	1	1	0	0	1	\overline{Y}_6
1	1	1	0	0	1	\overline{Y}_7

RAM Address bus																
$\overline{G_2A}$	$\overline{G_2B}$	C	B	A	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁												
\overline{Y}_2	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	1				0	1	1	1	1	1	1	1	1	1	1	1
\overline{Y}_3	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0
	1				1	1	1	1	1	1	1	1	1	1	1	1
\overline{Y}_4	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	2				0	1	1	1	1	1	1	1	1	1	1	1


In the above table –

\overline{Y}_2 : 1000H ~ 17FFH (RAM IC19)

\overline{Y}_3 : 1800H ~ 1FFFFH (RAM IC20)

\overline{Y}_4 : 2000H ~ 27FFH (RAM IC21)

The inverted E with $\overline{Y_2}$, $\overline{Y_3}$ and/or $\overline{Y_4}$ are applied to AND to select RAM. The read/write terminal of this RAM is used for both reading and writing; when it is low, writing operations are performed, when it is high, reading operations are performed.



4) The Role of the RAM

The three RAM are used in the following ways:

RAM IC19	}	Internal memory for voices; they hold the parameter data and the display data for 1 ~ 32 voices. They are basically used for reading operations and to change the data they contain with writing operations and it is necessary to use store and load operations.
RAM IC20		

RAM IC21

This RAM can be called a work RAM, it aids when there is not enough working space (internal registers) in the CPU. It is both read and written in regularly, with the two RAM, they are an extremely important part of the system.

- Voice parameter Data Memory during EDIT
- Memory of Status of CPU when Interrupt Routines received from sub CPU.
- Memory of Status of previous to Power OFF.
- Data Memory during FUNCTION mode.
- Memory Protect for Identifier Data.

These are only some of the functions that this important unit performs.

5) About P₂₂, P₂₃, and P₂₄

The main CPU of the DX7 is equipped with an SCI (Serial Communication Interface) and so it is able to send and receive data serially and is not synchronized with the exterior. This function is used for the MIDI. When the SCI receives MIDI data and interrupts the main CPU from within to call the MIDI routine (internal terminal IRQ2 has a lower priority than the external interrupt terminal IRQ1).

P₂₂ is the input terminal for the clock that is used to determine the speed of the MIDI data transmission, the speed of the transmission (BAUD rate) is 1/8 of the frequency.


$$250\text{KHz} \div 8 = 31,250 \text{ (Baud)}$$

This speed of 31,250 Baud means that 31,250 bits are sent in the space of 1 second.

P₂₃ is the receiving terminal for MIDI data

P₂₄ is the transmission terminal for MIDI data

6) Main CPU Mode Setting Circuit



This CPU has 2 modes, selection of either mode depends on what kind of voltage is input to terminals P₂₀, P₂₁, and P₂₂ when the low voltage of reset becomes high. The DX7 decides the mode according to the combination of terminals X₀, Y₀, and Z₀.

In this case the mode is the selection of **whether or not to use the lower 8bits for both data and address**, and depending on the mode the ports below are used:

* Expanded Multiplex Mode

P₃₀ ~ P₃₇ Data Address Lower 8bits used

P₁₀ ~ P₁₇ Used as ports


* **Expanded Nonmultiplex Mode**

P₃₀ ~ P₃₇ Used as data line

* P₁₀ ~ P₁₇ Used for lower 8 bits of address

Now, the **DX7** also uses the expanded multiples mode and P₁₀ ~ P₁₇ to receive data from the sub CPU.

LCD
Sustain Interface Circuit
Portamento

**1) PPI**


See figures V-1, V-2 (Page 79)

PPI stands for Programmable Peripheral Interface, and it is the interface for the LCD. With a program, each port ($PA_0 \sim PA_7$, $PB_0 \sim PB_7$) can be set as input or output, and they are equipped with latches and buffers.

$PA_0 \sim PA_7$: output

$PB_0 \sim PB_7$: output

$PC_0 \sim PB_7$: input port C data is not latched)



REMARKS

If for some reason the LCD and DB7 lines become stuck at H, when the power is turned on, the initial message will not be displayed and the unit will not operate.

This is because DB7 is using a BUSY FLAG. As long as it is H, the CPU will think the LCD is BUSY, and wait for an L.

PPI addresses are:

2800H ~ 2803H

This uses the same method as for the RAM. The PPI is enabled by IC24 in the addresses 2800H ~ 2FFFH. Addresses A₁, A₂, and A₃ are decoded, so:

When $\overline{Y_0}$ is 2800H ~ 01H : low

When $\overline{Y_1}$ is 2802H ~ 03H : low

And the Y₀ and Y₁ outputs are sent via an OR gate, so when PPI is addressed at 2800H ~ 2803H is it operational.

The following is a list of the ports, addresses and their related functions:

2800H-Port A-Outputs data on data bus to port A at WR

2801H-Port B-Outputs data on data bus to port B at WR

2802H-Port C-Outputs data on data bus to port C at RD

2803H-PPI Program (PPI Mode selection, Port selection for Input/Output)

2) The LCD

- * DS (RS) terminals determine whether the data input at terminals DB₀ ~ DB₇ is a command or display data.
- * When input at the R/W terminal is R(Read=high), the RAM data can be read, or the LCD busy flag can be sensed. In the case of the DX, only the busy flag is read. At W(Write=low) commands and display data is written in the LCD.
- * The E(Enable) terminal defines input data and commands on the bus with the trailing edge of H → L.

3) C Port Usage

- * PC₇ is connected to DB₇ of the LCD, with DS at low and R/W at high, DB₇ will show the operational status of the LCD, High=BUSY. When it is busy the CPU may not transmit data or commands to the LCD.
- * PC₀ and PC₁ are connected to the sustain and portamento foot switches and are usually pulled up at +5V. When their switches are turned on, the terminals become low. The CPU detects whether the switches have been turned on or not. This is the lowest priority port of the CPU.

REMARKS

To write data into the EPROM 21 to 25V DC is necessary.

See figure V-7 (Page 80)

3) Cartridge Interface Operation

There are 2 types of cartridges:

- * **64Kbit (8Kbyte) EPROM x 1**
- * **16Kbit (2Kbyte) EEPROM x 2**

The EPROM is the same type that is used within the DX7, the EEPROM (Electrically Erasable PROM) is sold as a RAM backup. Not only is the EEPROM electrically erasable, but it does not require the high voltage that EPROMs require for writing operations, therefore eliminating the necessity for the special equipment that is needed to write in the EPROM.

Of course, since these units are ROM, there is no need for a backup battery. The EEPROM can be used as a sort of protected RAM, but it is different from a conventional RAM in the following ways:

10msec is needed for a one byte write cycle.


The maker guarantees the unit for 10,000 writing operations.

Therefore in order to write 4Kbytes of data —

$$10\text{msec} \times 4,096 = 40\text{sec}$$

However, this figure does not include the time it takes to execute the writing program. Since the unit is used as external voice data memory, there is little worry about the limitations on writing.

Cartridge Interface Circuit



1) Voice Cartridge Status Sensing

The main CPU goes through terminals PC₅ and PC₆ of the PPI to sense the status of the Voice Cartridge before any commands or data are sent.

- * PC₅ is \overline{CI} (Cartridge Input)
- * PC₆ is PROT (PROTECT)
- * CI senses whether the cartridge is inserted or not.
When it is, CI becomes low.
- * PROT senses the status (ON-OFF) of the switch of the memory protect of the RAM Pack.
When the switch is high it is ON.

2) CRT Read/Write Operation

The memory area of the Voice Cartridge is assigned the following addresses by the decoder (IC63):

4000H ~ 4FFFH (4Kbytes)

Terminal Y₄ becomes low when these addresses are valid, operation

of the bi-directional buffers (IC62, IC1) and the decoder (IC2) are enabled. The CPU and Voice Cartridge data bus and control lines are connected, and data can be sent back and forth.

The address bus is connected to the Voice Cartridge through the buffers IC64 and 65.

* READ (Voice Cartridge → CPU)

When the DIR (direction) terminal of the bi-directional buffer IC62 becomes low, data is sent from the Voice Cartridge to the CPU. Since the DIR terminal of the bi-directional buffer IC1 is connected to terminal 2Y₁ of the decoder IC2, IC1 changes to the read direction by making terminal 2Y₁ low. This happens when terminal 2A of IC2 is high, and this terminal is connected to the R/W terminal of the CPU. It becomes high during read operations.


Terminal 1A of IC2 is connected to address line A11, and terminal 1B is grounded. When —

$1Y_0 = 4000H \approx 47FFH$ (2Kbytes)

$1Y_1=4800H \approx 4EEEH$ (2K bytes)


the terminal is low

When address line A11(terminal 1A) is low, meaning 0000H ~ 07FFH are selected, this output should become low. However, addresses from 4000H on of this IC are enabled; so, actually only when 4000H ~ 47FFH are selected does Y_1 become low.




3) Voice Cartridge

* ROM cartridge




The ROM cartridge has a memory capacity of 8Kbytes for storing 64 voices, but the cartridge is provided with a memory area of only 4Kbytes (addresses 4000H ~ 4FFFH) for 32voices. Selection between the two groups of 4Kbyte memory areas is made by mechanically switching the uppermost address line A12 of the ROM cartridge to L or H. This allows the entire 64 voices stored in the ROM cartridge to be available to the user.



The address lines connected to the cartridge are A₀ ~ A₁₀. This alone allows only 2Kbyte memory to be addressed since 2^{11} equals 2,048. Two chip enable lines, \overline{CE}_1 and \overline{CE}_2 are provided for selecting two sets of 2Kbyte memories, thus enabling a total of 4Kbyte memories to be accessed by the user.


The chip enable line (\overline{CE}) is the result of an OR operation between the chip enable lines \overline{CE}_1 and \overline{CE}_2 and allows the memory area : 4000H ~ 4FFFH to be accessed. The address line A₁₁ is connected to the chip enable line \overline{CE}_1 , which is based on the same principle as the handling of the address line A₁₂ mentioned earlier. When the chip enable line



$\overline{CE1}$ is set to L, the address line A11 is also set to L and the memories 4000H ~ 47FFH are selected. The ROM itself is enabled by the chip enable line $\overline{CE1}(L)$. When the chip enable line $\overline{CE1}$ is set to H, the are selected. When $\overline{CE1}$ is H, $\overline{CE2}$ is L (naturally, memory locations 4000H ~ 4FFFH must be selected), thus allowing the ROM to be enabled.


The input line $\overline{C1}$ is connected to the ground within the cartridge. Hence, terminal PC5 of the PPI18255 becomes L immediately after the cartridge is connected into DX7

* RAM cartridge



Two EEPROM (2Kbytes each) are incorporated into the ROM cartridge and the address and chip enable lines are provided in normal ways. Thus, it is not necessary to comment on them at all.

Next, let's talk about the protect switch provided with the RAM cartridge.




The memory protect switch is connected to the \overline{WE} terminal of the EEPROM, and turning the switch to the "ON" position will connect the \overline{WE} terminal to the terminal PC6 of the PPI8225. Since the \overline{WE} terminal is pulled up to +5V by a resistor R2, the logic level at the terminal PC6 is set to be H, determined by a ratio of $R1/(R1 + R2)$ (normally, the logic level is maintained at L since terminal PC6 is connected to the ground through the resistor R1). The main CPU detects that the protect switch is ON, and thus the EEPROM is protected with software. Also, the \overline{WE} terminal is mechanically isolated from the R/W terminal and is pulled up to the +5V through the resistor R2 thus prohibiting WRITE operations. READ operations are possible since the \overline{OE} of the IC2 is selected for reading data from the EEPROM. When the protect switch is switched to "OFF", the READ/WRITE operations follow the movement of the R/W terminal, i. e. logic level H corresponds to READ operations and L to WRITE operations. The main CPU detects that the protect switch is "OFF", since terminal PC6 of the PPI8225 is set to logic level L through the resistor R1 connected to the ground.

REMARKS

4) 7 Segment LED Driving Circuit

The LED (Light Emitting Diode) driving circuits (IC25, 26) latch the data for display on the data bus using the trailing edge of the E; Enable signal (or the leading edge of the E signal) D flip-flops (IC25, 26) are used for latching data and are triggered by the leading edge.

LED DRIVE CIRCUIT



See figure V-8 (Page 80)

The display on the LEDs immediately after the power is turned on has nothing to do with the operation of the CPU. It shows unstable data before the circuit becomes stable. However, units produced after serial #21836 have been made to display "00".

The \bar{Y}_5 of the IC23 becomes low when memory locations 2800H ~ 2FFFH are selected and hence IC24 also becomes enabled.

The LEDs accept display data only when \bar{Y}_7 of IC24 becomes low. Since the \bar{Y}_7 becomes low when the A, B, and C terminals of the IC24 simultaneously become high, i. e. \bar{Y}_7 becomes low only when 280EH and 280FH are addressed. Due to the result of the AND operation between the \bar{Y}_7 and inverted E signal, the output voltage at the pin number 8 of the IC27 becomes low when signal E is maintained high (or E is low). The result of the AND operation between pin number 8 of the IC27 and the address line A₀ (lowest bit) is then used for selecting either the upper digit LED(280EH) when A₀ is low or the lower digit LED(280FH) when A₀ is high.

5) FM Tone Generator

The FM Tone Generator consists of the EGS (the Envelope Generator of the Synthesizer) and OPS (the Operator of the Synthesizer).

The EGS creates, based on the data transmitted from the main CPU and in synchronization with the synchronizing signal 92Y96, the sound volume envelope data and frequency data of each channel for a total of 96 channels and outputs them along with the key on(KON) data which assigned to each channel number.

Ground	1	Vss	64	System clock input terminal
Initial clear	2	IC	63	
Input terminal for synchronizing signal 92Y96	3	SYNC	Vdd	Power supply terminal (+5V)
Chip enable terminal for enabling data from the CPU to be written into the EGS	4	CE	62	
Input terminal for writing pulse from the CPU to be written into the internal registers	5	WR	61	Unused
Address input terminals for specifying internal register	6	A₀	KON	60 Output terminal for Key-ON data of the channel specified
	7	A₁	OE	59 Data output control terminal, connected to ground
	8	A₂	58	
	9	A₃	57	
	10	A₄	56	
	11	A₅	55	
	12	A₆	54	
	13	A₇	53	
Data input terminals	14	D₀	EC12	52
	15	D₁	EC11	51
	16	D₂	EC10	50
	17	Vss	EC9	49
Ground	18	D₃	EC8	48
Data input terminals	19	D₄	EC7	47 Parallel output terminal for sound volume envelope data of each channel
	20	D₅	EC6	46
	21	D₆	EC5	45
	22	D₇	EC4	44
	23	F₁	EC3	43
	24	F₂	EC2	42
Parallel output terminals for frequency data of each channel	25		EC1	41
Unused			40	Unused
Parallel output terminals for frequency data of each channel	26	F₃	F ₁₄	39
	27	F₄	F ₁₃	38
	28	F₅	F ₁₂	37
	29	F₆	F ₁₁	36
	30	F₇	F ₁₀	35
Power supply terminal (+5V)	31	Vdd	F ₉	34
Ground	32	Vss	F ₈	33

The OPS performs FM (Frequency Modulation) arithmetic operations based on the sound volume envelope data and frequency data of each channel, and the KON data and according to the algorithm NO currently stored within the OPS and feed back level. And then it will generate tone signal made up of 12bits of digital data. The output data from the OPS is 12bits but is equivalent to 14 to 16bits by compressing data at the low level by 2, 4 or 8. The compressed data can be retrieved by using shift data (SF0 ~ SF3).

SF0..... Expansion OFF


SF1..... Expansion ON (*Double)

SF2..... Expansion ON (Quadruple)

SF3..... Expansion ON (Eight times)

Ground	1	Vss	$\phi_2 \leftarrow 64$	System clock input terminals
Input terminal of mode, algorithm NO, and feedback level data from CPU	2	D ₆	$\phi_1 \leftarrow 63$	
	3	D ₇	Vdd $\leftarrow 62$	Power supply terminal (+5V)
	4	D ₈	D ₅ $\leftarrow 61$	
Terminal for identifying whether the data to D ₀ ~ D ₇ is mode data or algorithm & feedback level data. This terminal is used for mode data and high level data for algorithm & feedback level data.	5	WR	D ₄ $\leftarrow 60$	
Unused	6		D ₃ $\leftarrow 59$	Input terminals for receiving data such as mode, algorithm NO, and feedback level
	7		D ₂ $\leftarrow 58$	
	8		D ₁ $\leftarrow 57$	
Output terminal for sample and hold	9	SH1	D ₀ $\leftarrow 56$	
	10	SH2	KON $\leftarrow 55$	Input terminal for Key-ON data of the channel specified
Output terminal for synchronizing signal 92Y96	11	SYNC	EC12 $\leftarrow 54$	
Parallel input terminals for frequency data from EGS	12	F ₁	EC11 $\leftarrow 53$	
	13	F ₂	EC10 $\leftarrow 52$	
	14	F ₃	EC9 $\leftarrow 51$	
	15	F ₄	EC8 $\leftarrow 50$	
	16	F ₅	EC7 $\leftarrow 49$	Parallel input terminals for sound volume envelope data from EGS
Ground	17	Vss	EC6 $\leftarrow 48$	
	18	F ₆	EC5 $\leftarrow 47$	
	19	F ₇	EC4 $\leftarrow 46$	
	20	F ₈	EC3 $\leftarrow 45$	
	21	F ₉	EC2 $\leftarrow 44$	
Parallel input terminals for frequency data from EGS	22	F ₁₀	EC1 $\leftarrow 43$	
	23	F ₁₁	SF3 $\rightarrow 42$	Output terminal of shift data for retrieving the compressed digital tone signal
	24	F ₁₂	SF2 $\rightarrow 41$	
	25	F ₁₃	SF1 $\rightarrow 40$	
	26	F ₁₄	SF0 $\rightarrow 39$	
Parallel output terminals for digital tone signal	27	DA1	DA12 $\rightarrow 38$	Parallel output terminal for digital tone signal
	28	DA2	DA11 $\rightarrow 37$	
	29	DA3	DA10 $\rightarrow 36$	
	30	DA4	DA9 $\rightarrow 35$	
	31	DA5	DA8 $\rightarrow 34$	
	32	DA6	DA7 $\rightarrow 33$	

1) EGS Operation



REMARKS

See figures VI-1 ~ VI-5 (Pages 81 ~ 83)

Since the EGS is enabled by the $\overline{Y_6}$ of the decoder IC23, the addresses 3000H ~ 37FFH (2Kbytes) are assigned to the EGS. It seems that resistors of 2Kbytes are built into the EGS. However, actual address lines are 8, $A_0 \sim A_7$ and the amount of addresses to be accessed by using 8 address lines is only 256bytes as shown in the following expression.

$$2^8 = 256\text{bytes}$$


Thus, the following 8 sets of 256bytes will correspond to the same register with 256 bytes within the EGS.

It is called "Image" that is the same memories are specified by specifying different addresses as shown in the example at right.

3000H ~ 30FFH 256bytes
 3100H ~ 31FFH 256bytes
 3200H ~ 32FFH 256bytes
 3300H ~ 33FFH 256bytes
 3400H ~ 34FFH 256bytes
 3500H ~ 35FFH 256bytes
 3600H ~ 36FFH 256bytes
 3700H ~ 37FFH 256bytes

The result of the AND operation between the inverted E signal and the R/W signal is fed to the \overline{WR} terminal of the EGS to allow data to be written into the internal registers. The data is written into the registers by the leading edge of the E signal.

EGS OUTPUT TIMING CHART



The following shows the output timing chart of the EGS.

The data of each channel is output in synchronization with the leading edge of the signal 0. This timing chart shows that the channels 1, 6, and 10 are generating sounds as well as the next 92Y86 cycle. The ECT(2bits) and F(16bits) are output simultaneously for each channel.

REMARKS

See figures VI-1 to VI-5 (Pages 81, 82) and VI-15 to VI-18 (Page 86)

2) OPS Operation

The OPS receives the following 2bytes of data directly from the CPU.

- * **MODE (operation mode of OPS)..... 1byte**
- * **ALGORITHM NO (upper 5bits)**
- * **FEEDBACK LEVEL (lower 3bits)..... 1byte**


The result of the AND operation between the $\overline{Y2}$ terminal of the address decoder IC24 and the result of the AND operation between the \overline{E} signal and the R/W signal is fed to the \overline{WR} terminal of the OPS to allow the above two bytes of data to be written into the OPS. The addresses assigned are 2804H and 2805H.

Since the address line A0 is connected to data set terminal DS of the OPS, the addresses 2804H and 2805H are assigned in the following way.


A0 low the address 2804H is used for specifying the mode register of the OPS

A0 high the address 2805H is used for specifying the data registers (ALGORITHM NO, FEEDBACK LEVEL) of the OPS

The following shows the output timing chart of the OPS.



6) D/A Converter



REMARKS

See figures VII-1 ~ VII-4 (Page 87)

The 12 bits of digital data fed from the OPS is input to the DAC IC42 and the maximum output current (the maximum output voltage for the output terminal of the inverting amplifier IC40) is determined by the current fed to the pin14 of the DAC IC42 through the resistor (10K ohms).

The current fed to this terminal is selected by the multiplexer: IC46. Normally pin4 of the multiplexer is selected and the voltage observed at the pin3 (output terminal of the multiplexer) is DC +5V. Also, the voltage at output pin1 of the operational amplifier IC43 is 10V.

This multiplexer plays the role of electronic level controller when used with the KX1. Sound level can be controlled by the lowermost 3bits of the data at location 280AH or 280BH.

Normally, inputs D0, D1, and D2 to the IC44 are selected to be 1(D0), 1(D1), and 1(D2) to allow a voltage of 5V to be observed at the multiplexer output. When KX1 is connected to DX7, setting D0, D1, and D2 to 0, 0, and 0 respectively will result in a multiplexer output voltage of 0. Thus no sound is heard from the speaker under this situation.

The shift data SFO to SF3 are determined by the level of the digital data fed to the DAC and the output timing of the shift data is the same as that of the digital data.

Concretely speaking. The shift data SFO to SF3 are determined as follows.

SF0 (logic level 0)..... no shifting was carried out within the OPS regarding the data input to the DAC.


SF1 (logic level 1)..... one bit shift left was carried out within the OPS regarding the data input to the DAC (or the data was multiplied by 2).

SF2 (logic level 2)..... 2bits shift left was carried out within the OPS regarding the data input to the DAC (or the data was multiplied by 4).

SF3 (logic level 3)..... 3bits shift left was carried out within the OPS regarding the data input to the DAC (or the data was multiplied by 8).

7) Memory Map

The following shows the memory map of the entire DX7 system.



Reference EGS Address Map

	bit	/1 DATA	Number of bytes	
LF		14	16CH x 2	Key Code log F
RF		14	6 op. x 2	Ratio of Frequency
DT		4	6 op.	Detune
R		6	6 op. x 4 seg	Rate
L		6	6 op. x 4 seg	Level
TL		8	6 op. x 16CH	Total Level
RS, MS		3 + 2	6 op.	Rate Scaling Mod. Sensitivity
AMOD		8	1	Amplitude Mod.
KOF		1	1	Key On, Off
PMOD		12	1	Pitch Mod.

Total 203 byte

Address

\$00	LOG F	CH1
01		CH2
02		CH3
03		CH4
04		CH5
05		CH6
06		CH7
07		CH8
08		CH9
09		CH10
0A		CH11
0B		CH12
0C		CH13
0D		CH14
0E		CH15
0F		CH16

LF14	LF13	LF12	LF11	LF10	LF9	LF8	LF7
LF6	LF5	LF4	LF3	LF2	LF1	X	X

LF1 ~ 14	The value which each bit has (cent)
14	9600
13	4800
12	2400
11	1200
10	600
9	300
8	150
7	75
6	37.5
5	18.8
4	9.4
3	4.7
2	2.3
1	1.2

LF { Key code
PEG
Transpose RAM
 RAM

EVENT

NOTE: EVENT when Key event occurred
DATA when Panel DATA was changed
TIME At every certain time interval

20	LOG RF	OP6
21		OP5
22		OP4
23		OP3
24		OP2
25		OP1
26		
27		
28		
29		

RF14	RF13	RF12	RF11	RF10	RF9	RF8	RF7
RF6	RF5	RF4	RF3	RF2	RF1	X	0

FIXED = 0

RF14	RF13	RF12	RF11	RF10	RF9	RF8	RF7
RF6	RF5	RF4	RF3	RF2	RF1	X	1

FIXED = 1

The value that each bit has is the same as that of LF.

[DATA]

RF = Ratio of Frequency

30	DETUNE	OP6
31		OP5
32		OP4
33		OP3
34		OP2
35		OP1

X	X	X	X	FD4	FD3	FD2	FD1
---	---	---	---	-----	-----	-----	-----

(SIGN)
0 +
1 -

[DATA]


40	R	OP6	R1
41			R2
42			R3
43			R4
44		OP5	R1
45			R2
46			R3
47			R4
48		OP4	R1
49			R2
4A			R3
4B			R4
4C		OP3	R1
4D			R2
4E			R3
4F			R4
50		OP2	R1
51			R2
52			R3
53			R4
54		OP1	R1
55			R2
56			R3
57			R4

X	X	R6	R5	R4	R3	R2	R1
---	---	----	----	----	----	----	----

Each rate is expressed with 6bits.

[DATA]

60	L	OP6	L1
61			L2
62			L3
63			L4
64		OP5	L1
65			L2
66			L3
67			L4
68		OP4	L1
69			L2
6A			L3
6B			L4
6C		OP3	L1
6D			L2
6E			L3
6F			L4
70		OP2	L1
71			L2
72			L3
73			L4
74		OP1	L1
75			L2
76			L3
77			L4



80	TL	OP6	CH1
81			CH2
82			CH3
83			CH4
84			CH5
85			CH6
86			CH7
87			CH8
88	OP5	OP5	CH9
89			CH10
8A			CH11
8B			CH12
8C			CH13
8D			CH14
8E			CH15
8F			CH16
90	OP4	OP4	CH1
91			CH2
92			CH3
93			CH4
94			CH5
95			CH6
96			CH7
97			CH8
98			CH9
99			CH10
9A			CH11
9B			CH12
9C			CH13
9D			CH14
9E			CH15
9F			CH16
A0			CH1
A1			CH2
A2			CH3
A3			CH4
A4			CH5
A5			CH6
A6			CH7
A7			CH8
A8			CH9
A9			CH10
AA			CH11
AB			CH12
AC			CH13
AD			CH14
AE			CH15
AF			CH16

TL8	TL7	TL6	TL5	TL4	TL3	TL2	TL1
-----	-----	-----	-----	-----	-----	-----	-----

TL1 ~ 8		The value that each bit has.
TL8	48	
7	24	
6	12	
5	6	
4	3	
3	1.5	
2	0.75	
1	0.375	

EVENT

B0			CH1	TL8	TL7	TL6	TL5	TL4	TL3	TL2	TL1
B1			CH2								
B2			CH3								
B3			CH4								
B4			CH5								
B5			CH6								
B6			CH7								
B7			CH8								
B8			CH9								
B9			CH10								
BA			CH11								
BB			CH12								
BC			CH13								
BD			CH14								
BE			CH15								
BF			CH16								
CO			CH1								
C1			CH2								
C2			CH3								
C3			CH4								
C4			CH5								
C5			CH6								
C6			CH7								
C7			CH8								
C8			CH9								
C9			CH10								
CA			CH11								
CB			CH12								
CC			CH13								
CD			CH14								
CE			CH15								
CF			CH16								
D0			CH1								
D1			CH2								
D2			CH3								
D3			CH4								
D4			CH5								
D5			CH6								
D6			CH7								
D7			CH8								
D8			CH9								
D9			CH10								
DA			CH11								
DB			CH12								
DC			CH13								
DD			CH14								
DE			CH15								
DF			CH16								

E0	S	OP6
E1		OP5
E2		OP4
E3		OP3
E4		OP2
E5		OP1

X	X	X	MS2	MS1	RS3	RS2	RS1
---	---	---	-----	-----	-----	-----	-----

[DATA]

F0	AMOD	Common to all OPs.
----	------	-----------------------

MS = 3 → dB
(max.) 24 12 6 3 1.5 0.75 0.375 0.188

EM8	EM7	EM6	EM5	EM4	EM3	EM2	EM1
-----	-----	-----	-----	-----	-----	-----	-----

After Touch
BC, LFO
TIME

F1	KOF	
----	-----	--

X	X	CH4	CH3	CH2	CH1	1	0
---	---	-----	-----	-----	-----	---	---

KEY OFF

X	X	CH4	CH3	CH2	CH1	0	1
---	---	-----	-----	-----	-----	---	---

KEY ON

CH1 ~ CH16 are expressed with these 4bits. [EVEN]

F2	PMOD	Common to all OPs.
F3		

Cent	Sign	1200	600	300	150	75	37.5	18.8
FM12	FM11	FM10	FM9	FM8	FM7	FM6	FM5	
FM4	FM3	FM2	FM1	X	X	X	X	
9.4	4.1	2.3	1.2					


Pitch Bend
LFO
(= 2 oct.)
TIME

FM12 ~ FM1 2's compl.

I-1 Sub CPU

Check Point


CH1 Inverted signal of B7 (19pin)
A/D (6pin) START (2pin) ALE
CH2 B5 17pin
IC3 (19pin)



I-2 Sub CPU

Check Point


CH1 Inverted signal of B7 (19pin)
A/D (6pin) START (22pin) ALE
CH2 B4 16pin
IC4 (19pin)



I-3 Sub CPU

Check Point

The signal on B4 (16pin) was expanded on time axis.



I-4 Sub CPU


Check Point

Inverted signal of C0 (8pin)

Conditions

Storage oscilloscope was used.

The pulse width is 0.1



I -5 Sub CPU

Check Point


CH1 C1 (9pin)

CH2 C2 BUSY

Conditions

Storage oscilloscope was used.

One key was kept depressed.



I -6 Sub CPU


Check Point

In the above picture (I-5 Sub CPU),

the four keys were kept depressed.

Conditions

Storage oscilloscope was used.




I -7 A/D

Check Point

IC11 A/D converter

CH1 EOC (7pin)

CH2 OE (9pin)




I -8 A/D

Check Point

IC12 A/D converter

CH1 START (6pin)

CH2 EOC (7pin)




I -9 SWITCH SCAN

Check Point

IC1

CH1 A (1pin)

CH2 B (2pin)




I -10 SWITCH SCAN

Check Point

IC1

CH1 B (2pin)

CH2 C (3pin)



I -11 SWITCH SCAN


Check Point

CH1 IC1 $\overline{G2A}/\overline{G2B}$ (4,5pin) or

IC2 G1 (6pin)

CH2 IC1 A (1pin)

HOLD OFF function used



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
0.2mS TIME/DIV	
AC (DC)	AC (DC)

Probe 10 : 1


I -12 SWITCH SCAN

Check Point

CH1 IC1 $\overline{G2A}/\overline{G2B}$ (4,5pin)

IC2 G1 (6pin)

CH2 IC1 B (2pin)



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
0.2mS TIME/DIV	
AC (DC)	AC (DC)

Probe 10 : 1


I -13 SWITCH SCAN

Check Point

CH1 IC1 $\overline{G2A}/\overline{G2B}$ (4,5pin)

IC2 G1 (6pin)

CH2 IC1 C (3pin)



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
0.2mS TIME/DIV	
AC (DC)	AC (DC)

Probe 10 : 1


I -14 SWITCH SCAN

Check Point

CH1 IC1 $\overline{G2A}/\overline{G2B}$ (4,5pin)

IC2 G1 (6pin)

CH2 IC1 C (3pin)



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
0.2mS TIME/DIV	
AC (DC)	AC (DC)

Probe 10 : 1

All these pictures show the output signal from the SUB CPU.


I -15 SWITCH SCAN

Check Point

IC1

CH1 C# $\bar{Y}0$ (15pin)

CH2 D $\bar{Y}1$ (14pin)



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
0.2mS TIME DIV	0.2mS TIME DIV
AC(DC)	AC(DC)

Probe 10 : 1


I -16 SWITCH SCAN

Check Point

IC1

CH1 D $\bar{Y}1$ (14pin)

CH2 D# $\bar{Y}2$ (13pin)



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
0.2mS TIME DIV	0.2mS TIME DIV
AC(DC)	AC(DC)

Probe 10 : 1


I -17 SWITCH SCAN

Check Point

IC1

CH1 D# $\bar{Y}2$ (13pin)

CH2 E $\bar{Y}3$ (12pin)



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
0.2mS TIME DIV	0.2mS TIME DIV
AC(DC)	AC(DC)

Probe 10 : 1


I -18 SWITCH SCAN

Check Point

IC1

CH1 E $\bar{Y}3$ (12pin)

CH2 E $\bar{Y}4$ (11pin)



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
0.2mS TIME DIV	0.2mS TIME DIV
AC(DC)	AC(DC)

Probe 10 : 1


I -19 SWITCH SCAN

Check Point

IC1

CH1 $\overline{EY4}$ (11pin)

CH2 $F\#Y5$ (10pin)




I -20 SWITCH SCAN

Check Point

IC1

CH1 $F\#Y5$ (10pin)

CH2 $\overline{GY6}$ (9pin)




I -21 SWITCH SCAN

Check Point

IC1

CH1 $\overline{GY6}$ (9pin)

CH2 $G\#Y7$ (7pin)




I -22 SWITCH SCAN

Check Point

IC2

CH1 A $\bar{Y}0$ (pin15)

CH2 A# $\bar{Y}1$ (pin14)



I -23 SWITCH SCAN


Check Point

IC2

CH1 A# $\bar{Y}1$ (pin14)

CH2 B $\bar{Y}2$ (pin13)

C $\bar{Y}3$; CLY4 — same pattern




I -24 SWITCH SCAN

Check Point

IC2

CH1 CLY4 (pin11)

CH2 SAY5 (pin10)




I -25 SWITCH SCAN

Check Point

IC2

CH1 S $\bar{Y}5$ (pin10)

CH2 SB $\bar{Y}6$ (pin7)




I -26 SWITCH SCAN

Check Point

IC2

CH1 SBY6 (9pin)


CH2 SCY7 (7pin)



I -27 SWITCH SCAN

Check Point

The signal $\overline{Y7}$ in the above picture (I-26 SWITCH SCAN) was expanded on the time axis.



I -28 SWITCH SCAN

Check Point


IC3/IC4

CH1 output signals on 3, 5, 7, 9, 12 pins

CH2 output signal on 14pin

Conditions

SWITCH scan output where no keys are being depressed.



I -29 SWITCH SCAN

Check Point


IC3/IC4

CH1 output signal on 16pin

CH2 output signal on 18pin

Condition

SWITCH scan output where no keys are being depressed.




II-1 CLOCK

Check point

IC51 (2pin)

{Inverter output}

CLOCK 37.706MHz



CH.1	CH.2
0.2V VOLT DIV	VOLT DIV
0.02μS TIME DIV	
AC(DC)	AC-DC

Probe 10 : 1

II-2 CLOCK


Check point

CH1 φE_a, 0_a

IC58,59 (2pin)

CH2 φE_b, 0_b

IC58,59 (3pin)



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
0.1μS /DIV	/DIV
AC(DC)	AC(DC)

Probe 10 : 1


Distorted signal waveform is observed here because of improper grounding at the time the picture was taken.

II-3 CLOCK

Check Point

IC48 (5pin)

φM 4.71325MHz



CH.1	CH 2
0.2V /DIV	/DIV
0.1μS /DIV	


Probe 10 : 1

II-4 CLOCK

Check Point

IC5 (9pin)

Timer CLOCK 250KHz




CH.1	CH.2
0.2V /DIV	/DIV
2μS /DIV	

Probe 10 : 1

III-1 MAIN CPU

Check Point

CH1 E (40pin)
CH2 ALE (39pin)




III-2 MAIN CPU

Check Point

CH1 ALE (39pin)
CH2 R/W (38pin)

Conditions

Storage oscilloscope was used.




III-3 MAIN CPU

Check Point

IC61
CH1 \overline{E} (5pin)
CH2 WR (6pin)

Conditions

Storage oscilloscope was used.




III-4 MAIN CPU

Check Point

IC61

CH1 \overline{E} (5pin)


CH2 \overline{RD} (8pin)



III-5 MAIN CPU

Check Point

Storage oscilloscope was used instead of normal oscilloscope in the above picture (III-4 MAIN CPU).
CH1




III-6 MAIN CPU

Check Point

P24 (12pin)


High logic level on P23 (11pin)



III-7 MAIN CPU

Check Point


The above picture (III-6 MAIN CPU) was expanded on the time axis.



IV-1 MEMORY

Check Point

CH1 IC22 (8pin)
RAM IC21 $\overline{CE1}$
CH2 IC23 (10pin)
Enable signal of IC24
(Address decoder enable of
OUTPORT)




CH.1	CH.2
0.2V	0.2V
VOLT DIV	VOLT DIV
20 μ s	TIME/DIV
AC(DC)	AC(DC)

Probe 10 : 1

IV-2 MEMORY

Check Point

Storage oscilloscope was used.




CH.1	CH.2
0.2V	0.2V
VOLT DIV	VOLT DIV
20 μ s	TIME DIV
AC(DC)	AC(DC)

Probe 10 : 1

IV-3 MEMORY

Check Point

CH1 ROM IC14 $\overline{CE1}$
CH2 ROM IC15 $\overline{CE1}$




CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT DIV
2mS	TIME/DIV
AC(DC)	AC(DC)

Probe 10 : 1

IV-4 MEMORY

Check Point

Storage oscilloscope was used.



CH.1	CH.2
0.2V	0.2V
VOLT DIV	VOLT DIV
5 μ s	TIME DIV
AC(DC)	AC(DC)

Probe 10 : 1

IV-5 MEMORY

Check Point

CH1 RAM IC19


where switches of CE1 1 ~16
were pressed.

CH2 RAM IC20

where switches of CE1 17 ~ 32
were pressed.

Conditions

Storage oscilloscope was used. This
pulse occurs only when the internal
voice switch is turned on. It can be
observed with normal oscilloscope.



V-1 OUTPORT CHIP SELECT

Check Point

IC34 (8pin) LCDCS

Conditions

Scanning situation where no panel switches were pressed.



CH.1	CH.2
0.2V	VOLT DIV
50 μs	TIME DIV
AC(DC)	AC-DC

Probe 10 : 1

V-2 CHIP SELECT

Check Point

IC34 (8pin) LCDCS

Conditions

Storage oscilloscope was used. A panel switch was pressed in the above picture (V-1 OUTPORT CHIP SELECT). The pulse can also be observed with normal oscilloscope.



CH.1	CH.2
0.2V	VOLT DIV
50 μs	TIME DIV
AC(DC)	AC-DC

Probe 10 : 1


V-3 CHIP SELECT

Check Point

IC61 (3pin) ACCEPT

Conditions

This signal shows the acknowledge signal for the interrupt signal from the SUB. The pulse can also be observed with normal oscilloscope.



CH.1	CH.2
0.2V	VOLT DIV
10 μs	TIME DIV
AC(DC)	AC-DC

Probe 10 : 1


V-4 CHIP SELECT

Check Point

IC61 (3pin) ACCEPT

Conditions

This shows the same picture as the above one (V-3 CHIP SELECT) except that the DATA ENTRY control was operated and a number of keys were depressed at the same time.



CH.1	CH.2
0.2V	VOLT DIV
10 μs	TIME DIV
AC-DC	AC-DC

Probe 10 : 1


V-5 CHIP SELECT

Check Point

IC27 (6pin) DACCE

Conditions

Storage oscilloscope was used because this signal is generated only on power on.



CH.1	CH.2
0.2V	VOLT DIV
50μS	TIME DIV
AC(DC)	AC-DC
Probe 10 : 1	

V-6 CHIP SELECT

Check Point

CH1 IC26 (11pin)


CH2 IC25 (11pin)

7-segment LED

data latching pulse

Conditions

Storage oscilloscope was used. This signal can be generated only when the 1 ~ 32 switches are turned on. The pulse can also be observed with a normal oscilloscope.



CH.1	CH.2
0.2V	0.2V
VOLT DIV	VOLT DIV
10μS	TIME DIV
AC(DC)	AC(DC)
Probe 10 : 1	


V-7 CHIP SELECT

Check Point

IC63 Y4 (11pin) CRTE

Conditions

Storage oscilloscope was used. This signal can be generated only when switches 1 ~ 32 are turned on. This pulse can also be observed with a normal oscilloscope.



CH.1	CH.2
0.2V	VOLT DIV
10μS	TIME DIV
AC(DC)	AC-DC
Probe 10 : 1	

V-8 CHIP SELECT

Check Point


IC24 Y7 (7pin)

Enable pulse for 7-segment LED

The picture on the right can be taken with this pulse trigger by E.

Conditions

Storage oscilloscope was used. This signal can be generated only when switches possibly enabling LED to change display were pressed. The pulse can also be observed with a normal oscilloscope.



CH.1	CH.2
0.2V	VOLT DIV
50μS	TIME DIV
AC(DC)	AC-DC
Probe 10 : 1	

VI-1 EG/OP

Check Point


EGS/OPS

KON data

Conditions

This situation occurs only when one voice is being pressed.

3.4 μ sec
|--- 0.2 μ sec (pulse width) ---|



CH.1	CH.2
0.2V	VOLT DIV
0.5 μ s	TIME DIV
AC (DC)	AC-DC

Probe 10 : 1

VI-2 EG/OP

Check Point


EGS/OPS

KON data

Conditions

This situation shows that four notes starting from "Do" in sequence are being depressed.

|--- 3.38 μ sec ---|



CH.1	CH.2
0.2V	VOLT DIV
1 μ s	TIME DIV
AC (DC)	AC-DC

Probe 10 : 1



VI-3 EG/OP

Check Point

EGS/OPS

KON data

Conditions




CH.1	CH.2
0.2V	VOLT DIV
0.5 μ s	TIME DIV
AC (DC)	AC-DC

Probe 10 : 1

VI-4 EG/OP

Check Point

92Y96 IC36 (11pin)




VI-5 EG/OP

Check Point

CH1 $\phi E\beta$ or $O\beta$

CH2 SH1 IC35 (11pin)



VI-6 EGS

Check Point


F1 (23pin)

Conditions

INTERNAL VOICE 1 = C3

Transpose MIDD C = C3

Turning on a key 16 times will result in the rectangular waveform as shown in the right picture. Depending on the musical interval, duty cycle varies. For each of F1 ~ F14, terminals are available, whose voltage level stay at +5V, 0V, or rectangular waveform.



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
10μS TIME DIV	
AC <input checked="" type="radio"/> DC	AC-DC

Probe 10 : 1

VI-7 EGS

Check Point

CH1 EC1 (41pin)


CH2 EC3 (43pin)

Conditions

INTERNAL VOICE 1

C3 key ON

Pattern example



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
5μS TIME DIV	
AC <input checked="" type="radio"/> DC	AC <input checked="" type="radio"/> DC

Probe 10 : 1

VI-8 EGS

Check Point

CH1 EC5 (45pin)


CH2 EC7 (47pin)

Conditions

INTERNAL VOICE 1

C3 key ON

Pattern example



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
5μS TIME DIV	
AC <input checked="" type="radio"/> DC	AC <input checked="" type="radio"/> DC

Probe 10 : 1

VI-9 EGS

Check Point

CH1 EC 9 (51pin)


CH2 EC11 (53pin)

Conditions

INTERNAL VOICE 1

C3 key ON

Pattern example



CH.1	CH.2
0.2V VOLT DIV	0.2V VOLT DIV
5μS TIME DIV	
AC <input checked="" type="radio"/> DC	AC <input checked="" type="radio"/> DC

Probe 10 : 1

VI-10 EGS

Check Point


CH1 EC9 (51pin)

CH2 EC11 (53pin)

Conditions

INTERNAL VOICE 1

Four keys C3, D3, E3, and F3 are depressed.



VI-11 OPS

Check Point


CH1 92Y96 IC36 (11pin)

CH2 SF0 IC36 (39pin)

Conditions

This signal is generated when one voice key is turned on (INTERNAL VOICE 1 or 17 C3 key ON).

This allows compressed digital data to be expanded again. Hence, with attenuating sound, this signal appears at the leading edge and then disappears. With modulated sound, this signal can be observed to move sideways within a range of 1 ms on the oscilloscope in synchronization with the modulation period.



VI-12 OPS

Check Point


CH1 SF0 IC36 39pin

CH2 SH2 IC36 10pin

Conditions

Only one voice key is on.

This signal can be observed using a continuous sound.



VI-13 OPS

Check Point


CH1 SF0 1, 2 IC36 (39, 40, 41 pin)

CH2 SF2 IC36 (42pin)

Conditions

INTERNAL VOICE 17 C3 key ON

The signal can be observed within a range of 10 μS → 0.5 mS. When the modulation is on, this signal is seen to move sideways on the oscilloscope.



VI-14 OPS


Check Point

CH1 SH1 IC36 (9pin)

CH2 SH2 IC36 (19pin)

Conditions


This signal can be constantly observed whether the key is on or off.



VI-15 OPS

Check Point

CH1 92Y96
CH2 SH1 (9pin)




CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
10μS	TIME/DIV
AC <input checked="" type="radio"/>	AC <input checked="" type="radio"/>

Probe 10 : 1

VI-16 OPS

Check Point

This shows an expanded one of the above picture(VI-15 OPS).




CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
2μS	TIME/DIV
AC <input checked="" type="radio"/>	AC <input checked="" type="radio"/>

Probe 10 : 1

VI-17 OPS

Check Point

CH1 92Y96
CH2 SH2 (10pin)




CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
10μS	TIME/DIV
AC <input checked="" type="radio"/>	AC <input checked="" type="radio"/>

Probe 10 : 1

VI-18 OPS

Check Point

The right shows the expanded one of the above picture(VI-17 OPS).



CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
2μS	TIME/DIV
AC <input checked="" type="radio"/>	AC <input checked="" type="radio"/>

Probe 10 : 1

VII-1 D/A

Check Point

CH1 D/A (1, 3, 5, 7, 9, 11pin)


CH2 D/A (2, 4, 6, 8, 10, 12pin)

Conditions

INTERNAL VOICE 1

C3 key ON

The sampling period can be observed.
Actual change of bit pattern can be seen
within a range of 5 ms on the oscilloscope.



CH.1	CH.2
0.2V	0.2V
VOLT/DIV	VOLT/DIV
10 μ S	TIME/DIV
AC (DC)	AC (DC)

VII-2 D/A

Check Point

CH1 D/A (9pin)

CH2 D/A (10pin)


Conditions

Storage oscilloscope was used.

INTERNAL VOICE 3

C3 key ON

The sweeping time was changed from
10 μ s to 1mS (TIME/DIV) in the above
picture(VII-1 D/A).The change can also
be observed using a storage oscilloscope.



CH.1	CH.2
0.2V	
VOLT/DIV	VOLT/DIV
1mS	TIME/DIV
AC (DC)	AC (DC)

About 2.2msec. (pulse width)

VII-3 D/A

Check Point


D/A OUT IC40 (6pin)

Conditions

INTERNAL VOICE 3

C3 key ON

Only OP1 is on (Other OPs are disabled).



CH.1	CH.2
20mV	/DIV
VOLT/DIV	


The center is DC+7.5V.

VII-4 D/A

Check Point

D/A OUT IC40 6pin

This shows the expanded one of the
above picture (VII-3 D/A).



CH.1	CH.2
20mV	/DIV
VOLT/DIV	

0.2mS

TIME/DIV

(AC) DC AC-DC

YAMAHA